

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>H01L 29/72</b>	<b>A1</b>	(11) International Publication Number: <b>WO 99/60631</b> (43) International Publication Date: 25 November 1999 (25.11.99)
(21) International Application Number: PCT/IL99/00256 (22) International Filing Date: 13 May 1999 (13.05.99) (30) Priority Data: 09/082,280 20 May 1998 (20.05.98) US (71) Applicant (for all designated States except US): SAI-FUN SEMICONDUCTORS LTD. [IL/IL]; Bet Topper, Hamelacha Street 65, South Industrial Area, 42504 Netanya (IL). (72) Inventor; and (75) Inventor/Applicant (for US only): EITAN, Boaz [IL/IL]; Achi Dakar Street 4, 43259 Ra'anana (IL). (74) Agent: EITAN, PEARL, LATZER & COHEN-ZEDEK; 2 Gav Yam Center, Shenkar Street 7, 46725 Herzlia (IL).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).  Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: NROM CELL WITH IMPROVED PROGRAMMING, ERASING AND CYCLING



(57) Abstract

A nitride programmable read only memory (NROM) cell with a pocket implant (120) self-aligned to at least one bit line junction (102, 104). Alternatively, the bit line junction(s) (102, 104) can have a thin area of effective programming and erasing located nearby. Further alternatively, the channel (100) can have a threshold voltage level implant which has a low voltage level in a central area of the channel (100) and which has a peak of high voltage level near at least one of the bit line junctions (102, 104). With one pocket implant, the NROM cell stores one bit. With two pocket implants, the NROM cell stores two bits.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## NROM CELL WITH IMPROVED PROGRAMMING, ERASING AND CYCLING

### FIELD OF THE INVENTION

The present invention relates to FLASH, electrically erasable, programmable read only memory (EEPROM) and nitride, programmable read only memory (NROM) cells in general.

### BACKGROUND OF THE INVENTION

Dual bit cells are known in the art although they are not common. Some dual bit cells have multiple threshold voltage levels, where every two threshold voltage levels together store a different bit. Others store one bit on either side of the cell. A dual bit cell of the latter kind, known as nitride, programmable read only memory (NROM) cell, is described in Applicant's copending US patent application 08/905,286, entitled "Two Bit Non-Volatile Electrically Erasable And Programmable Semiconductor Memory Cell Utilizing Asymmetrical Charge Trapping" which was filed August 1, 1997. The disclosure of the above-identified application is incorporated herein by reference.

Figs. 1A, 1B and 1C, to which reference is now made, schematically illustrate the dual bit NROM cell. The cell has a single channel 100 between two bit lines 102 and 104 but two separated and separately chargeable areas 106 and 108. Each area defines one bit. For the dual bit cell of Figs. 1, the separately chargeable areas 106 and 108 are found within a nitride layer 110 formed in an oxide-nitride-oxide sandwich (layers 109, 110 and 111) underneath a polysilicon layer 112.

To read the left bit, stored in area 106, right bit line 104 is the drain and left bit line 102 is the source. This is known as the "read through" direction, indicated by arrow 113. To read the right bit, stored in area 108, the cell is read in the opposite direction, indicated by arrow 114. Thus, left bit line 102 is the drain and right bit line 104 is the source.

Fig. 1B generally indicates what occurs within the cell during reading of the left bit of area 106. An analogous operation occurs when reading the right bit of area 108.

To read the left bit in area 106, the left bit line 102 receives the source voltage level  $V_s$ , typically of 0V, and the right bit line 104 receives the drain voltage  $V_d$ , typically of 2V. The gate receives a relatively low voltage  $V_g$ , which typically is a low voltage of 3V.

The presence of the gate and drain voltages  $V_g$  and  $V_d$ , respectively, induce a depletion layer 54 and an inversion layer 52 in the center of channel 100. The drain voltage  $V_d$  is large enough to induce a depletion region 55 near drain 104 which extends to the depletion layer 54 of channel 100. This is known as "barrier lowering" and it causes "punch-through" of electrons from the inversion layer 52 to the drain 104. The punch-through current is only minimally controlled by the presence of charge in right area 108 and thus, the left bit can be read irrespective of the presence or absence of charge in right area 108.

Since area 106 is near left bit line 102 which, for this case, acts as the source (i.e. low voltage level), the charge state of area 106 will determine whether or not the inversion layer 52 is extended to the source 102. If left area 106 has a threshold implant, then the voltage thereacross will not be sufficient to extend inversion layer 52 to the source 102 and a "0" will be read. The opposite is true if area 106 has no charge.

Like floating gate cells, the cell of Figs. 1A and 1B is erasable and programmable. Thus, the charge stored in areas 106 and 108 can change over time in response to a user's request.

For NROM cells, each bit is programmed in the direction opposite that of its reading direction. Thus, to program left bit in area 106, left bit line 102 receives the high programming voltage (i.e. is the drain) and right bit line 104 is grounded (i.e. is the source). This is shown in Fig. 1C. The opposite is true for programming area 108.

The high programming voltage pulls electrons from the source 104. As the electrons speed up toward the drain 102, they eventually achieve enough energy to

"jump" into the nitride layer 110. This is known as "hot electron injection" and it only occurs in the area close to the drain 102. When the drain voltage is no longer present, the oxide layer 109 prevents the electrons from moving back into the channel 100.

5        The bits are erased in the same directions that they are programmed. However, for erasure, a negative erasure voltage is provided to the gate 112 and a positive voltage is provided to the bit line which is to be the drain. Thus, to erase the charge in left area 106, the erase voltage is provided to left bit line 102. The highly negative erase voltage creates an electric field in the area near the left bit  
10    line 102 which pulls the electrons stored in the area close to the drain. However, the electric field is strong only close to the drain and thus, the charge in right area 108 is not depleted.

Typically, programming and erasure are performed with pulses of voltage on the drain and on the gate. After each pulse, a verify operation occurs in which  
15    the threshold voltage level of the cell (i.e. the level at which the cell passes current) is measured. During programming, the threshold voltage level  $V_{tp}$  is steadily increased so that the cell will not pass any significant current during a read operation. During erasure, the opposite is true; the threshold voltage level  $V_{te}$  is decreased until a significant current is present in the cell during reading.

20        Unfortunately, multiple erase and programming cycles change the number of pulses needed to achieve the desired threshold voltage levels. For the pulses, either the voltage level can remain constant and the number of pulses can be increased or the voltage level can be increased until the desired threshold voltage level is achieved.

25        The cell will no longer function once the gate voltage required for erasure is too negative and/or the number of programming pulses is reduced to one.

Figs. 2A, 2B and 2C present experimental results of multiple programming and erase cycles, on log-linear charts. In this experiment, the gate voltage level for erasure was increased, as necessary, and the cell ceased to function after 20,000  
30    cycles.

Fig. 2A graphs the programming and erase threshold voltage levels for both bits. Curves 60 and 62 illustrate the programming threshold voltage levels for the left and right bits, respectively, where the threshold voltage level for the right bit is measured in the forward (and not the reverse) direction. Curves 64 and 66  
5 illustrate the erase threshold voltage levels for the left and right bits, respectively. It is noted that all curves remain relatively constant until about 2000 cycles at which point the threshold voltage levels increase. It is also noted that the programming threshold voltage level for the left bit, read in the reverse direction, is significantly higher than that for the right bit. However, the erase threshold voltage levels of  
10 each bit are smaller than their programming threshold voltage levels.

Fig. 2B illustrates the read current  $I_r$  after programming (curve 70) and after erasure (curve 72). The both currents decrease strongly after about 4000 cycles.

Fig. 2C illustrates the number of programming pulses (curve 74) and the gate voltage during erasure (curve 76). The number of programming pulses drops  
15 to one and the gate voltage drops from -6V to -9V after about 3000 cycles.

## SUMMARY OF THE INVENTION

An object of the present invention is to provide an improved NROM cell which can endure an increased number of programming and erase cycles.

There is therefore provided, in accordance with a preferred embodiment of the present invention, an NROM cell having a double pocket implant self-aligned to at least one of its bit line junction(s). Alternatively, the bit line junction(s) can have a thin area of effective programming and erasing located nearby. Further alternatively, the channel can have a threshold voltage level implant which has a low voltage level in a central area of the channel and which has a peak of high voltage level near at least one of the bit line junctions.

Specifically, in accordance with a preferred embodiment of the present invention, the NROM cell includes a channel, two diffusion areas on either side of the channel, each diffusion area having a junction with the channel, an oxide-nitride-oxide (ONO) layer over at least the channel, a polysilicon gate at least above the ONO layer and a pocket implant self-aligned to one or both of the junctions.

Moreover, in accordance with a preferred embodiment of the present invention, the pocket implant can be formed of one or two types of materials. If the latter is true, then the locations of maximum concentration of the two types of materials are separate from each other. For example, the two types of materials might be Boron and Phosphorous wherein the Boron has a location of maximum concentration closer to the junction than the location of maximum concentration of the Phosphorous.

Additionally, in accordance with a preferred embodiment of the present invention, a programmed bit has negative charge and an erased bit has positive charge stored in a portion of the ONO layer near the junction.

Further, in accordance with a preferred embodiment of the present invention, the two oxide layers of the ONO layer are of 50 - 100Å and the nitride layer is 20 - 50Å.

Still further, in accordance with a preferred embodiment of the present invention, the Boron implant is 30 - 120Kev up to a dose of  $1 - 5 \times 10^{13}$  per  $\text{cm}^2$  and the Phosphorous implant is 30 - 100Kev up to a dose of  $0.5 - 2.5 \times 10^{13}$  per  $\text{cm}^2$ .

5 In accordance with an alternative preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and a threshold voltage level implant which has a low voltage level in a central area of the channel and which has a peak of high voltage level near one or both of the junctions.

10 Further, in accordance with a preferred embodiment of the present invention, a programmed bit has negative charge and an erased bit has positive charge stored in a portion of the ONO layer near the peak(s) of threshold voltage.

Still further, in accordance with a preferred embodiment of the present invention, a programmed bit raises the effective threshold voltage level in the area of the peak to a level above the high voltage level and an erased bit lowers the effective threshold voltage level in the area of the peak to the low voltage level.

15 There is also provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and a thin area of effective programming and erasing located near one or both of the junctions.

20 There is further provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and means for enabling generally full erasure of previously programmed charge.

25 There is still further provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer and a polysilicon gate. In this embodiment, a programmed bit has negative charge and an erased bit has positive charge stored in portions of the ONO layer near one or  
30 both of the junctions.



Additionally, in accordance with a preferred embodiment of the present invention, the amount of negative charge to be stored is less than twice a standard unit of negative charge.

Finally, in accordance with a preferred embodiment of the present  
5 invention, a programmed bit has a reduced electric field therein.

### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:

5 Figs. 1A, 1B and 1C are schematic illustrations of the operation of a prior art dual bit, nitride programmable read only memory (NROM) cell;

Figs. 2A, 2B and 2C are graphical illustrations of experimental results of multiple programming and erase cycles, on log-linear charts;

10 Figs. 3A and 3B are schematic illustrations of the state of the NROM cell of the prior art after the first cycle of programming and erasure, respectively;

Figs. 3C and 3D are schematic illustrations of the state of the NROM cell of the prior art after the 20,000<sup>th</sup> cycle of programming and erasure, respectively;

15 Figs. 4A and 4B are schematic illustrations of two alternative embodiments of an NROM cell, constructed and operative in accordance with a preferred embodiment of the present invention, wherein the cell of Fig. 4A has single pocket implants and the cell of Fig. 4B has double pocket implants;

Figs. 5A and 5B are graphical illustrations of the lateral channel field and the channel potential for the cells of Figs. 4A and 4B;

20 Fig. 6 is a graphical illustration of the general shape of the threshold voltage level for the cells of Figs. 4A and 4B;

Figs. 7A, 7B, 7C, 7D, 7E and 7F are schematic illustrations of the manufacturing process for a row of NROM cells of the present invention; and

25 Figs. 8A and 8B are schematic illustrations of two single bit embodiments of an NROM cell, constructed and operative in accordance with a second preferred embodiment of the present invention, wherein the cell of Fig. 8A has a single pocket implant and the cell of Fig. 8B has a double pocket implant.

### DETAILED DESCRIPTION OF THE PRESENT INVENTION

Applicant believes that a significant source of the breakdown of the cell is charge trapped far from the relevant drain junction, which charge is hard to erase. This is shown in Figs. 3A, 3B, 3C and 3D, to which reference is now made.

5 Figs. 3 show the charge stored in right area 108 of the nitride layer as a function of distance along the channel for one cell. Fig. 3A shows that, after the first cycle of programming, a significant amount of charge, labeled 80, is stored close to the right bit line, which is the drain for programming and erasure. As one moves away from the drain, the amount of charge reduces, eventually to zero. Fig. 10 3B shows the amount of charge, labeled 82, left after the first erase cycle. The erase electric field is typically so effective that it removes extra electrons (more than were present in charge 80) such that section 82 is positive while section 80 is negative. Section 82 is thus, hatched, to indicate that it is positively charged.

Figs. 3C and 3D parallel Figs. 3A and 3B, respectively, but for after 20,000 cycles. After programming, there is a significant charge, labeled 84, close to the 15 drain, as in Fig. 3A. However, there is also another section of charge, labeled 86, further from the drain, which diffused there over time and was not erased during from previous erase cycles. After the 20,000<sup>th</sup> erase cycle, the extra section 86 still remains and is negatively charged, though the previously programmed section 84 20 has become positively charged section 88.

As can be understood from the above discussion, the diffused charge, in section 86, is not erased during erasure operations and remains trapped there. Trapped charge 86 acts as partially programmed charge. It is due to trapped charge 86 that the fewer and fewer programming pulses are required to achieve the 25 programmed threshold voltage level (since the bit is already, in effect, partially programmed) and that more and more erasure pulses are required to achieve the erase threshold voltage level (since trapped charge 86 is not removed).

Furthermore, the trapped charge 86 effects the reverse read (curves 60 and 64 of Fig. 2A) but not the forward read (curves 62 and 66), which is why the two 30 sets of curves are so different. The negative charge far from the source affects the

reverse read since the forward read punches through the region under the trapped charge 86.

Applicant believes that the buildup of trapped charge 86 occurs due to slow hot electron programming in the areas away from the drain where the lateral electric field, though smaller, still is enough to inject electrons. Trapped charge 86 is not  
5 erased since the erase electric field is only strong enough to erase in the areas very close to the drain.

Applicant has realized that, to reduce the charge trapping "far" from the bit line junctions, the field far from the junctions must be reduced. However, this field  
10 reduction should not adversely affect the programming efficiency. Thus, the high field must be produced near the bit line junction only.

Reference is now made to Figs. 4A and 4B which illustrate an NROM cell constructed and operative in accordance with two preferred embodiments of the present invention. Figs. 4A and 4B are similar to Figs. 1 and thus, similar reference  
15 numerals refer to similar elements. Reference is also made to Figs. 5A and 5B which are graphs of the lateral channel field and the distribution of channel potential, respectively, for the NROM cells of Figs. 4A and 4B and for a prior art NROM cell.

The NROM cell comprises the channel 100 between the bit lines 102 and  
20 104, the oxide-nitride-oxide sandwich of layers 109, 110, 111, respectively, and the polysilicon gate 112. A blanket threshold implant is present in the channel, though not shown specifically. In addition, in accordance with preferred embodiments of the present invention, the NROM cell comprises either one or two extra implants self-aligned to each the junction of each bit line with the channel 100. Fig. 4A  
25 shows a Boron implant 120 and Fig. 4B shows Boron implant 120 with a Phosphorous implant 122.

The Boron implant 120 is designed to have a maximum concentration near the bit line 102 or 104 while the Phosphorous implant 122 is designed to have a maximum concentration away from the bit line 102 or 104.

30 The single pocket implant of Boron 120, in the embodiment of Fig. 4A, increases the threshold voltage level and, correspondingly, the lateral field, of the

cell in the area near each bit line. Since Boron creates holes and Phosphorous creates free electrons, the combined profile, in the embodiment of Fig. 4B, is the difference of the two concentrations throughout the channel. Thus, the "double pocket" implant heightens the lateral field near the bit lines 102 and 104 but significantly reduces the lateral field in the rest of the channel 100.

In both embodiments, the implants are used to shape the lateral channel field so that it is high only close to the bit line junction and so that it drops significantly thereafter. This is shown in Figs. 5A and 5B which graph of the channel field and potential, respectively, versus the location along the channel 100 for the right bit, for both embodiments and for the prior art. For these figures, the left bit line acts as the source and the right bit line acts as the drain. Position 130 is the location of the maximum concentration of Boron and position 132 is the location of the maximum concentration of the Phosphorous implant, if present.

In each Figure, three curves are shown. For Fig. 5A, curve 134 indicates the lateral field with only a blanket threshold  $V_t$  implant, curve 136 indicates the lateral field with a single pocket implant, and curve 138 indicates the lateral field with the double pocket implant.

As can be seen in curve 134, when only a blanket  $V_t$  implant is present, the lateral field gently increases in the direction of the drain junction. Similarly for the lateral field of a cell with a single pocket implant, except that, as shown in curve 136, the field is lower throughout most of the channel, increasing significantly in the vicinity of the Boron implant, near the drain junction. In fact, near the drain junction, the cell with the single pocket implant has a stronger lateral field than the cell with no pocket implants (curve 134).

For the double pocket implant, as seen in curve 138, the lateral field has a sharp dip 139 in the vicinity of the maximum concentration 132 of the Phosphorous implant and increases sharply toward the drain junction. It is noted that the lateral field is higher near the drain for the double implant than for either the single implant or no implant.

Similarly, for the channel potential of Fig. 5B. Curve 140 graphs the potential for an NROM cell without no implants, curve 141 graphs the potential of a

cell with the single pocket implant and curve 142 graphs the potential of a cell with the double pocket implant. The channel potential starts at the 0V of the source and drops towards the negative  $V_d$  of the drain for all embodiments.

5 With the double pocket implant, the drain voltage is present only in the very close vicinity of the drain (curve 142). For the single pocket implant (curve 141), the drain voltage is spread over a slightly larger area near the drain while for the cell of no implants (curve 140), the drain voltage is spread over a significant area away from the drain.

10 As indicated by Figs. 5A and 5B, the single and double pocket implants maintain the effect of the drain voltage (high lateral field and strongly negative voltage level) in the vicinity of the drain. For the double pocket implant, there is a sharp drop-off away from the drain.

15 For both embodiments, the generally thin area of effect forces the programmed charge to remain in a thin area of the nitride 110 (Figs. 4). This improves programming speed when programming 'this' bit. Furthermore, since the programmed charge is maintained in an area near the drain, the erase voltage generally removes all of the charge for this bit. The thin area of effect also ensures effective punchthrough when reading the 'other' bit.

20 Reference is now made to Fig. 6 which illustrates the threshold voltage level throughout the cell after implantation. As can be seen, the threshold voltage level is low (labeled 150) throughout most of the channel with peaks 152 near the bit line junctions 102 and 104. The height and width of the peaks 152 is a function of the number of implants (one or two) and the locations of maximum concentration of the implant or implants. In general, the general threshold voltage level 150 is at  
25 a low level, of about 1V, while the peaks 152 reach a much higher level, such as about 2V.

Thus, in the areas to be programmed, the threshold voltage level of the cell starts higher than the standard 1.5V. Furthermore, once a bit has been programmed, for example, with a single unit  $-Q$  of charge, the threshold voltage  
30 level in the area of interest rises to a programmed level 154, such as of 3V. The programmed threshold voltage level is indicated with dashed lines.

Upon erasure, the threshold voltage level of the cell, as indicated with dotted lines, drops to the general level 150 of the center of the cell. As this is below the original threshold voltage level 152 in the drain area, the cell is now erased to a positive charge level, for example of  $+Q$ , at least in the area near the bit line junction. To reprogram the cell, one must provide enough negative charge to counter the positive erase state and to bring the cell to the negative level of being programmed. This is opposed to the prior art which programs to the negative level of being programmed (e.g.  $-2Q$ ) and erases to the initial, non-charged state (e.g. 0).

It will be appreciated that measuring the change in state between the negative charge, such as  $-Q$ , of programming and the positive charge, such as  $+Q$ , of erasure is generally easier than measuring, as in the prior art, the difference between the negative charge  $-2Q$  of programming and the non-charged state of erasure  $0Q$ . It will further be appreciated that the ratio of positive to negative charge does not have to be equal; other ratios, such as 0.25:1.75 are also possible and are incorporated into the present invention.

It will still further be appreciated that the low amounts of charge ( $-1Q$  or  $-1.75Q$  vs.  $-2Q$ ) reduce the size of the field caused by the presence of charge within the nitride layer. This reduced field helps retain the charge within its desired location.

Furthermore, since only the threshold voltage level of the peaks 152 is actively involved in the programming and erasure process, the general level 150 of the center of the cell can be set to any desired low level.

Reference is now made to Figs. 7A, 7B, 7C, 7D, 7E and 7F which illustrate an exemplary method of producing the cell of the present invention.

Initially, and as shown in Fig. 7A, the oxide, nitride and oxide layers 160, 162 and 164, respectively, are grown on top of a substrate 166, to form the basis of the ONO structure. Typical thicknesses of layers 160, 162 and 164 are 50-100Å, 20-50Å, 50-100Å, respectively. If desired, a p-well or blanket threshold implant, of  $5 \cdot 10^3$  per  $\text{cm}^3$  can be provided to the substrate 166 prior to growing the ONO layers.

A bit line mask 168 is laid down next. The mask is formed of columns laid over the locations of the future channels. The bit lines are to be implanted between the columns 168 and are thus, self-aligned to the future channels. The bit line mask can be formed of a hardened photoresist or of a thick oxide.

5 In accordance with a preferred embodiment of the present invention, the bit line mask 168 is a layer of photoresist hardened with ultraviolet (UV) after being laid down. This makes a hard mask which is not removable using the standard photoresist removal solvents.

10 An alternative bit line mask 168 can be formed of a thick oxide layer, of a minimal thickness of 1000Å. Such a mask is formed by first depositing a thick oxide layer, typically utilizing the low pressure, chemical vapor deposit (LPCVD) process. A layer of photoresist is then deposited in the desired column pattern after which the oxide found between the photoresist columns is etched away, typically using a dry etch process. The photoresist layer is removed and the thick oxide, bit line  
15 mask 168 remains. The thick oxide mask cannot be removed during standard, solvent, photoresist removal techniques.

As shown in Fig. 7B, the ONO layers are etched, using a dry etch or wet / dry combination, to remove the oxide and nitride layers between the columns of the bit line mask 168. The lower oxide layer 160 remains between the columns of the  
20 bit line mask 168 to implant through the oxide. This is commonly performed in the art to reduce channeling.

The bit lines 104 are then implanted between the columns of the bit line mask 168. Typically, the implant operation is 45 Kev of Arsenic, up to a dose of  $2 - 6 \times 10^{15}$  per  $\text{cm}^2$ . Other implants and dosage levels are also contemplated and are  
25 within the scope of the present invention.

At this point, the right and left bit line junctions of each cell are separately implanted. For each side, the same operation occurs. A threshold pocket implant, of one or two implant materials, is provided at an angle to the vertical, thereby implanting, in a self-aligned manner, into the bit line junctions as well as into part of  
30 the open bit lines near the bit line junctions. The process is then repeated for the other side.



Fig. 7C shows the operation for left bit line junctions 170 of one row of cells and indicates the threshold implant with arrows 172. The implant can be any suitable threshold pocket implant. For a single implant, it can be Boron at 30 - 120Kev up to a dose of  $1 - 5 \times 10^{13}$  per  $\text{cm}^2$ . The second implant, if there is one, can be Phosphorous at 30 - 100Kev up to a dose of  $0.5 - 2.5 \times 10^{13}$  per  $\text{cm}^2$ . The remaining discussion of the manufacturing process will use the term "implant" to refer to either a single implant or a double implant unless otherwise stated.

The implant is at an angle of  $15 - 45^\circ$  to the right of vertical. Since the bit line mask 168 covers the channels of all cells, the implant has access only to the left bit line junctions. The implant is to the right of the vertical since the left bit line junctions are on the right of the open bit lines (which is to the left of the neighboring channel). As indicated by the arrows 172, the angled implant accesses the left bit line junction and a portion of the open bit lines to the left of the junction. The implant is, thus, self-aligned to the left bit line junctions 170 of the channels.

The implant dosage must be high enough to ensure sufficient implantation into the channel portion of the bit line junction such that some implant remains even if the bit line later diffuses into the channel. The implant which reaches the rightmost portion of the bit line has no effect on the function of the cell; instead, the implant adds to the bit line implant dosage. Since the threshold implant dosage is two orders of magnitude lower than the bit line implant dosage, it does not affect the dosage within the bit line.

The choice of angle is typically based on the desired location of maximum concentration for each implant material and is typically  $15 - 45^\circ$ . The thickness of the bit line mask 168 affects the amount of shadowing and is a function of the angle of the implant, as follows:

Let S be the amount of the bit line 104, from the bit line mask 168, to be shadowed, let  $h_1$  be the thickness of the bit line mask 168 and let  $\theta$  be the angle from the vertical of the implant, then:

$$S = h_1 \cdot \tan \theta$$

For example, if the desired shadowing S is  $800\text{\AA}$  and the angle  $\theta$  is  $20^\circ$ , then the thickness  $h_1$  is  $2197\text{\AA}$ .

Fig. 7D illustrates the threshold implant operation for the right bit line junctions 176. The implant, labeled by arrows 174, is at the same angle as before; however, for the right bit line junctions 176, the implant angle is to the left of vertical.

It will be appreciated that the bit line mask 168 is both a bit line mask and a threshold pocket implant mask. Thus, the bit line implant can occur before the pocket implants, as shown, or afterwards. It will further be appreciated that the order for implanting the pocket implant into the right and left bit line junctions is not significant nor does it affect the self-alignment of the implants to the bit line junctions.

Once all of the relevant bit line junctions have been implanted, the bit line mask 168 is removed. For UV hardened photoresist, this process involves a plasma removal process of the top photoresist layer followed by standard solvent photoresist removal techniques. If the bit line mask 168 is formed of a thick oxide layer, it is removed with a standard wet etch.

Following removal of all of the photoresist elements, the sacrificial oxide layer 160 is removed using a wet etch. The result is shown in Fig. 7E. Within substrate 166 are the bit lines 104 and the implanted bit line junctions 170 and 176. If the bit line mask 168 is formed of a thick oxide layer, the sacrificial oxide layer 160 is removed together with the bit line mask.

The memory array is now finished in accordance with standard CMOS (complementary, metal-oxide semiconductor) process techniques. The two steps of interest are the gate oxide growth step and the polysilicon word line deposition.

A gate oxide layer is now thermally grown over the entire array using standard oxidation techniques. The gate oxide layer 20 is typically grown to a thickness of 30-150Å over the channels 100.

In the array, the oxidation step causes oxide, labeled 178 in Fig. 7F, to grow over the bit lines 104. Due to the presence of the nitride in the ONO elements, little oxide is added onto the top of the ONO elements. Due to the presence of implant in the bit line, the oxide over the bit line is thick. If the bit line oxide must be even thicker, an oxidation step can also occur after the implant steps.

As noted hereinabove and as shown in Fig. 7F, when the gate oxide is grown, the gate oxide layer 20 is 2 - 3 times thicker over the bit lines 104 due to the presence therein of the bit line implant material. If the gate oxide is deposited, this is not true.

5 It is noted that the oxidation step occurs after the bit lines have been implanted. If the oxide is grown, the bit lines might diffuse outwardly for lack of an oxide cap. This can contaminate the CMOS area of the chip. In accordance with a preferred embodiment of the present invention, the oxide growth step provides a small amount of oxygen to the oven while slowly ramping the temperature therein,  
10 thereby capping the chip with a thin layer of oxide. The ramp typically begins at 700°C. Once the desired temperature is reached, the full amount of oxide should be placed in the oven.

The final step is the deposition of the polysilicon gates and word lines  
in accordance with standard deposition techniques. The result is the row  
15 shown in Fig. 7F.

The standard CMOS backend continues at this point without any special mask to protect the array.

Reference is now briefly made to Figs. 8A and 8B which show alternative embodiments of the present invention for single bit NROM cells. Fig. 8A shows an  
20 NROM cell having a single pocket implant 120 on the right side of the cell while Fig. 8A shows an NROM cell having two pocket implants 120 and 122 on the right side of the cell.

It will be appreciated that the two, single bit cells of Figs. 8A and 8B have the same properties as the double bit cells of Figs. 4A and 4B. Thus, the improved  
25 qualities of the lateral field and channel potential of Figs. 5A and 5B, respectively, are applicable to the cells of Figs. 8A and 8B during programming, when the right bit line 104 is the drain.

It will further be appreciated that the selective threshold levels of Fig. 6 are also applicable to the single bit cells of Figs. 8A and 8B. Specifically, the threshold  
30 voltage level is low (labeled 150) throughout most of the channel with peaks 152 near the right bit line junction 104.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described herein above. Rather the scope of the invention is defined by the claims that follow:

## CLAIMS

1. A nitride programmable read only memory (NROM) cell comprising  
a channel;  
two diffusion areas, one on either side of said channel, each  
5 diffusion area having a junction with said channel;  
an oxide-nitride-oxide (ONO) layer at least over said channel;  
a polysilicon gate at least above said ONO layer; and  
a pocket implant self-aligned to at least one of said junctions.
2. A cell according to claim 1 and wherein said pocket implant is formed of  
10 a single type of material.
3. A cell according to claim 1 and wherein said pocket implant is formed of  
two different types of materials whose locations of maximum  
concentration are separate from each other.
4. A cell according to claim 3 and wherein said two types of materials are  
15 Boron and Phosphorous and wherein said Boron has a location of  
maximum concentration closer to said at least one junction than the  
location of maximum concentration of said Phosphorous.
5. A cell according to claim 1 and wherein a programmed bit has negative  
charge and an erased bit has positive charge stored in a portion of said  
20 ONO layer near said at least one of said junctions.
6. A cell according to claim 1 and wherein said at least one of said  
junctions is both of said junctions.
7. A cell according to claim 1 and wherein the two oxide layers of the ONO  
layer are of 50 - 100Å and the nitride layer is 20 - 50Å.
- 25 8. A cell according to claim 4 and wherein said Boron implant is 30 -  
120Kev up to a dose of  $1 - 5 \times 10^{13}$  per  $\text{cm}^2$  and wherein said  
Phosphorous implant is 30 - 100Kev up to a dose of  $0.5 - 2.5 \times 10^{13}$  per  
 $\text{cm}^2$ .
9. A nitride programmable read only memory (NROM) cell comprising:  
30 a channel;  
two diffusion areas, one on either side of said channel, each  
diffusion area having a junction with said channel;

- an ONO layer at least over said channel;  
a polysilicon gate at least above said ONO layer; and  
a threshold voltage level implant which has a low voltage level in a  
central area of said channel and which has a peak of high voltage level  
5 near at least one of said junctions.
10. A cell according to claim 9 and wherein a programmed bit has negative  
charge and an erased bit has positive charge stored in a portion of said  
ONO layer near one of said peaks of threshold voltage.
11. A cell according to claim 9 and wherein a programmed bit raises the  
10 effective threshold voltage level in the area of said peak to a level  
above said high voltage level and an erased bit lowers the effective  
threshold voltage level in the area of said peak to said low voltage level.
12. A cell according to claim 9 and wherein said at least one of said  
junctions is both of said junctions.
- 15 13. A nitride programmable read only memory (NROM) cell comprising:  
a channel;  
two diffusion areas, one on either side of said channel, each  
diffusion area having a junction with said channel;  
an ONO layer at least over said channel;  
20 a polysilicon gate at least above said ONO layer; and  
a thin area of effective programming and erasing located near at  
least one of said junctions.
14. A cell according to claim 13 and wherein said at least one of said  
junctions is both of said junctions.
- 25 15. A nitride programmable read only memory (NROM) cell comprising:  
a channel;  
two diffusion areas, one on either side of said channel, each  
diffusion area having a junction with said channel;  
an ONO layer at least over said channel;  
30 a polysilicon gate at least above said ONO layer; and  
means for enabling generally full erasure of previously  
programmed charge.

16. A nitride programmable read only memory (NROM) cell comprising:
- a channel;
  - two diffusion areas, one on either side of said channel, each diffusion area having a junction with said channel;
  - 5 an ONO layer at least over said channel;
  - a polysilicon gate at least above said ONO layer;
  - wherein a programmed bit has negative charge and an erased bit has positive charge stored in portions of said ONO layer near at least one of said junctions.
- 10 17. A cell according to claim 16 wherein the amount of negative charge to be stored is less than twice a standard unit of negative charge.
18. A cell according to claim 16 wherein a programmed bit has a reduced electric field therein.
19. A cell according to claim 16 and wherein said at least one of said  
15 junctions is both of said junctions.

1/12




FIG. 1A  
PRIOR ART





3/12




FIG. 1C  
PRIOR ART

4/12




FIG. 2A




FIG. 2B

5/12




FIG.2C

6/12




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D

7/12




FIG. 4A




FIG. 4B

8/12




FIG. 5A




FIG. 5B

9/12




FIG.6



10/12




FIG. 7A




FIG. 7B




FIG. 7C

11/12




FIG. 7D




FIG. 7E




FIG. 7F

12/12




FIG. 8A




FIG. 8B

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/IL99/00256

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :H01L 29/792

US CL :257/324

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/324, 325, 316, 336, 344

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
none

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

U.S.PTOAPS

search terms: MNOS, NROM, ONO, pocket implant

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y --- X --- A	US 5,349,221 A (SHIMOJI) 20 September 1994 (20.9.94), see figure 1, figure 4(a), column 4, lines 42-43 and 51-52.	1, 2, 5, 6, 10, 16-19 ----- 9, 11-15 <u>3, 4, 7, 8, 9</u>
Y	US 5,518,942 A (SHRIVASTAVA) 21 May 1996 (21.05.96), see column 5, line 43.	1, 2, 5, 6
Y	GB 2157489 A (HITACHI LTD.) 23 October 1985 (23.10.85), see figure 19(D).	6
Y	CHAN, T. Y., et al., A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device. IEEE Electron Device Letters. March 1987, Vol. EDL-8, No. 3, pages 93-95. See column 2, lines 26-32.	5, 10, 16-19

Tel: (954) 925-1100 Fax: (954) 925-1101

Hollywood, FL 33022-2480

Post Office Box 2480

Lerner and Greenberg, P.A.

Docket # EHF 2001, 0167 P  
Applic. # 011 873, 230  
Applicant: Bensch et al☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

09 AUGUST 1999

Date of mailing of the international search report

30 SEP 1999

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

SARA W. CRANE

Telephone No. (703) 308-0956

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**BLANK PAGE**